GAMES Xbox Manager Deletes X Account After Backlash Over AI Game Development Claims GAMES CD Projekt delays The Witcher 4 details to ensure Ciri is not a copy of Geralt GAMES Assetto Corsa EVO update 0.10 adds 1:1 German Eifel map and off-road driving on December 9 GAMES Games Workshop Unveils Seven New Warhammer 40,000 Battleforce Boxes GEFORCE RTX RTX 5090 power limit jumps to 800W with new open-source VBIOS override tool GAMES Unofficial Bully: Scholarship Edition port runs on Unreal Engine 5.8 NVIDIA DDR2 Gaming PC with Xeon X5460 and Titan V hits 44 FPS in GTA V at 4K GAMES Disney courts EA and Bungie for Star Wars Battlefront 3 as sequel moves from fantasy to planning PC HARDWARE Dell monitor prices to rise 3-5% in October 2026 as cost absorption ends INTEL Intel Core i5-4670K hits 6.3GHz, breaks Cinebench R11.5 record held since 2014 AMD Modern Warfare 4 Switch 2 version uses NVIDIA DLSS for cleaner edges and sharper textures PHONES Poco X8s listed at $313 with 6,330 mAh battery and IP68 rating PHONES Samsung Galaxy F70 5G launches in India for $210 with 90Hz AMOLED display and 4 years of OS updates GAMES Lucasfilm seeks new developer for Star Wars Battlefront 3 as EA DICE and Bungie emerge as frontrunners

University of Illinois researchers achieve near-perfect yields in 3D chip stacking

Daniel Cross 2 min read

University of Illinois researchers developed a method to stack multiple active silicon layers vertically on a single chip with 98-100% device yields, using 10nm nanomembranes and low-temperature lamination.

Illustration of 3D chip stacking with multiple silicon layers
PC HARDWARE

Researchers at the University of Illinois Urbana-Champaign have developed a method to stack multiple active silicon layers vertically on a single chip, achieving device yields between 98% and 100%. This breakthrough could allow chipmakers to pack more transistors into a smaller footprint without relying on extreme miniaturization.

Illustration of 3D chip stacking with multiple silicon layers
Conceptual diagram of monolithic 3D silicon chip stacking.

Low-temperature lamination preserves device quality

The process uses ultrathin freestanding silicon nanomembranes, just 10 nanometers thick, transferred via roll lamination at temperatures no higher than 200 degrees Celsius. Junctionless transistors eliminate the need for high-temperature doping steps, keeping the thermal budget low.

Specifications

  • Device yield: 98% to 100%
  • Nanomembrane thickness: 10 nanometers
  • Lamination temperature: ≤200 degrees Celsius
  • Number of stacked layers: 3
  • Transistors per layer: 625

The team built three stacked layers, each containing 625 transistors. Output current densities matched those of conventional silicon transistors produced at much higher temperatures, and the devices outperformed monolithic devices built from alternative materials by a factor of 3 to 4.

Microscope image of stacked silicon nanomembrane layers
Cross-section of three stacked silicon layers with 625 transistors each.

Industry backing signals commercial potential

Industry backing comes from IBM, Intel, and TSMC, signaling potential commercial interest. The research was published in Nature.

The technology addresses a key challenge in 3D chip stacking: maintaining high yields while stacking active layers. Previous approaches often suffered from thermal damage or poor device performance. This low-temperature lamination technique preserves device quality across layers.

What is confirmed: the method achieves near-perfect yields, uses 10 nm nanomembranes, operates below 200°C, and delivers performance comparable to high-temperature silicon. Practical implications include denser, more powerful chips for computing and memory.

Source: TweakTown

Intel

Related stories