ACCESSORIES Pixel Watch 5 Gets Rare 9/10 iFixit Repairability Score ACCESSORIES Nubia Magnetic Phone Cooler Neo Launches at $15 for 25W Cooling GAMES Dice A Million Leaves Early Access With Major Update 1.1 INTEL Portal: Alive & Kicking Remake Now Available for Portal 2 Owners GAMES Mortal Kombat 1 PC Denuvo Cracked After Nearly Three Years AMD Geekom GeekBook X16 Pro Gets Ryzen AI 9 HX 470 for $1,280 GAMES GTA San Andreas Mod Lets Twitch Viewers Call CJ Live PLAYSTATION 5 Civilization VII Update 1.5.0 Brings Earth Map in September ANDROID WhatsApp Drops Android 5 Support Sept 8, iOS 15.5 Required in November ANDROID Vivo X500 Pro Max Geekbench Scores 4,000 Single-Core, 13,000 Multi-Core AMD FEVM FA80G Mini PC Packs Desktop AMD CPUs and RTX 5090 STEAM Pixel Gun 2 Mobile Launch Set for September 7, 2026 PHONES Samsung Galaxy S27 Pro, Ultra Certification Confirms 60W Charging NINTENDO Ocarina of Time 3D 4K Mod 5.0 Adds HD Text and Single-Screen Support

AMD Open-Sources Mini-ISP for Spartan and Artix FPGAs

Daniel Cross 0 comments 2 min read

AMD has open- sourced Mini- ISP, a lightweight image signal processor for Spartan and Artix FPGAs that cuts logic gate consumption by removing heavy denoising.

AMD Open-Sources Mini-ISP for Spartan and Artix FPGAs
SOFTWARE AND UPDATES

Developers working with FPGAs for robotics and drone applications can now access a cost-effective image signal processor without licensing proprietary IP. has open-sourced Mini-ISP on GitHub, offering a streamlined alternative to expensive commercial cores. This release allows teams to integrate essential camera processing directly into their hardware designs while reducing logic gate consumption.

Streamlined ISP strips heavy denoising for Spartan and Artix FPGAs

The Mini-ISP project strips away heavy denoising and post-sharpening routines that typically consume significant resources in standard implementations. By focusing on core functionality, the tool delivers up to 2 Gigapixels per second of throughput. It processes one, two, or four pixels per clock cycle at speeds reaching 500 MHz. This architecture enables sub-millisecond pipeline latency for real-time vision tasks.

Mini-ISP Specifications

  • Throughput: up to 2 Gigapixels per second
  • Clock Speed: up to 500 MHz
  • Pipeline Latency: sub-millisecond
  • Target Hardware: Spartan UltraScale+ or Artix FPGAs
  • Functionality: black-level calibration, Bayer demosaicing, white balancing, global tone mapping

Mini-ISP performs black-level calibration, Bayer demosaicing to reconstruct full RGB color, white balancing, and global tone mapping. The design targets developers deploying cost-effective Spartan UltraScale+ or Artix FPGAs. These specific FPGA families provide the necessary hardware foundation for the open-source code. The omission of complex noise reduction algorithms keeps the logic footprint small and efficient.

This open-source release directly addresses the high cost of proprietary ISP IP for embedded vision projects. Developers can now implement essential image processing features without the overhead of commercial licensing fees. The tool is ready for immediate integration into Spartan UltraScale+ and Artix-based systems. Teams building autonomous robots or drones gain a lightweight, high-speed solution for raw camera data.

Source: NotebookCheck

AMD

Discussion

0 comments

Leave a comment