PLAYSTATION 5 Crimson Moon Launches on PC and Consoles With 10K+ Day-One Players PHONES Vivo X500 Gets Pro Camera Specs: Lytia-828 Main, 64MP Telephoto PLAYSTATION 5 GTA 6 on PS5 vs GTA 5 Enhanced PC: Ray Tracing and Asset Comparison NINTENDO SWITCH 2 Inti Creates Teases New Game for Nintendo Switch 2 at TGS 2026 PLAYSTATION 5 Keeper PS5 Trophy List Surfaces, Hinting at Console Port NINTENDO Nintendo Switch 2 Sharp LCD Panel Surfaces, OLED Release Delayed to 2026 NINTENDO SWITCH Qliphah in Providence’s Shadow Launches September 24 on PS5, Switch, PC AMD The Blood of Dawnwalker PC Stutters, 30FPS Cinematic Cap at Launch NINTENDO Happinet Announces Lost Museum: Echoes of the Chromageists for Switch 2 and PC GAMES Tomb Raider: Catalyst Confirms Survivor-Era Lara Croft Return GAMES Battlefield 6 Datamine Reveals Dead Space Skins for Halloween PHONES Samsung Galaxy S27 Edge Rumors: Slimmer 4mm Design or 6.8-inch Screen? PC HARDWARE Ubiquiti Whole Home WiFi 7 Mesh Starts at $214 for Tri-Band Coverage NVIDIA Nvidia Game Ready Driver 616.56 Causes Screen Flickering and Color Issues

AMD Open-Sources Mini-ISP for Spartan and Artix FPGAs

Daniel Cross 0 comments 2 min read

AMD has open- sourced Mini- ISP, a lightweight image signal processor for Spartan and Artix FPGAs that cuts logic gate consumption by removing heavy denoising.

AMD Open-Sources Mini-ISP for Spartan and Artix FPGAs
SOFTWARE AND UPDATES

Developers working with FPGAs for robotics and drone applications can now access a cost-effective image signal processor without licensing proprietary IP. has open-sourced Mini-ISP on GitHub, offering a streamlined alternative to expensive commercial cores. This release allows teams to integrate essential camera processing directly into their hardware designs while reducing logic gate consumption.

Streamlined ISP strips heavy denoising for Spartan and Artix FPGAs

The Mini-ISP project strips away heavy denoising and post-sharpening routines that typically consume significant resources in standard implementations. By focusing on core functionality, the tool delivers up to 2 Gigapixels per second of throughput. It processes one, two, or four pixels per clock cycle at speeds reaching 500 MHz. This architecture enables sub-millisecond pipeline latency for real-time vision tasks.

Mini-ISP Specifications

  • Throughput: up to 2 Gigapixels per second
  • Clock Speed: up to 500 MHz
  • Pipeline Latency: sub-millisecond
  • Target Hardware: Spartan UltraScale+ or Artix FPGAs
  • Functionality: black-level calibration, Bayer demosaicing, white balancing, global tone mapping

Mini-ISP performs black-level calibration, Bayer demosaicing to reconstruct full RGB color, white balancing, and global tone mapping. The design targets developers deploying cost-effective Spartan UltraScale+ or Artix FPGAs. These specific FPGA families provide the necessary hardware foundation for the open-source code. The omission of complex noise reduction algorithms keeps the logic footprint small and efficient.

This open-source release directly addresses the high cost of proprietary ISP IP for embedded vision projects. Developers can now implement essential image processing features without the overhead of commercial licensing fees. The tool is ready for immediate integration into Spartan UltraScale+ and Artix-based systems. Teams building autonomous robots or drones gain a lightweight, high-speed solution for raw camera data.

Source: NotebookCheck

AMD

Discussion

0 comments

Leave a comment