GAMES Cyberpunk 2077 Immersive Third-Person Mod Adds Seamless View Switching GAMES Old School RuneScape Gold Ruled Property in Landmark UK Theft Case INTEL Asus Vivobook 14 ships with Core Ultra 5 325 and 144 Hz display PC HARDWARE Verbatim Unveils USB-C Lithium-ion AA, AAA, and 9V Batteries AMD OneXPlayer X2 Mini Pro priced at $2,499 with Ryzen AI Max+ 388 GAMES NoShadow Scavland Early Access: Indie Game Could Be 2026 Top Pick PLAYSTATION 5 GTA 6 PS5 Pro Specs: 4K Target, 60 FPS Goal, and 40 FPS Reality ANDROID Oppo A7 Pro Listing Confirms 8,000mAh Battery and IP69K Rating AMD GTA 6 PC Release May Come Sooner Than Expected, Analyst Says STEAM Final Fantasy VII Rebirth to Ship With Denuvo on PC GAMES Naughty Dog Confirms No Creative Role in Last of Us Season 3 PC HARDWARE Ubiquiti ECS-Core Switch Launches at $5,393 With 3.2 Tbit/s Throughput XBOX SERIES X Activision Patches 17-Year-Old Modern Warfare 2 PC RCE Flaw GAMES GTA 6 Health App Tracks Sleep, Diet, and Weight for November 2026 Launch

AMD EPYC Venice Die Shot Revealed: 256-Core 2nm Chip Targets 70% Gain

Lena Fischer 2 min read

AMD EPYC Venice die shot spotted on Moscone Center banners. The 256- core 2nm processor promises 70% performance gains over EPYC Turin.

AMD EPYC Venice Die Shot Revealed: 256-Core 2nm Chip Targets 70% Gain
PC HARDWARE

Banners at the Moscone Center have revealed a die shot of 's upcoming EPYC Venice processor, signaling that the company is preparing to launch its next-generation server chips. This visual confirmation matters because it establishes the architectural direction for data centers looking to replace aging infrastructure with more efficient hardware. Buyers monitoring server upgrades will find this relevant as Venice promises significant gains over current offerings.

Die shot of AMD EPYC Venice processor on Moscone Center banner
The EPYC Venice die shot displayed at the Moscone Center.

Die shot confirms 256-core Zen 6c architecture and 2nm manufacturing

The Venice chip utilizes a dense Zen 6c configuration built on TSMC's 2nm process node. This manufacturing transition replaces older FinFET transistors with Nanosheet technology to improve density and efficiency. The flagship configuration arranges eight compute dies around two large input/output dies at the center of the package. This layout supports a total of 256 cores and 512 threads for high-throughput workloads.

Specifications

  • Core Count: 256 cores
  • Thread Count: 512 threads
  • Architecture: 8 Compute Dies (CCD) surrounding 2 I/O dies; Zen 6c
  • Process Node: TSMC 2nm
  • Transistor Tech: Nanosheet

AMD claims that Venice delivers more than 70 percent performance and efficiency improvement compared to the current EPYC Turin generation. Early benchmarks presented by the vendor show the new chip is over three times faster than 's Vera CPU. The company also states that the 2nm process provides 10 to 15 percent higher performance at the same power level. This efficiency gain allows for 25 to 30 percent lower power consumption when matching the performance of previous nodes.

We've been tracking EPYC Venice closely — see our earlier coverage on AMD EPYC Venice Processor Delivers 3.3X. The processor is positioned to compete directly in the high-performance computing market against rival server solutions. Data centers can expect these chips to offer a substantial step up in raw compute power while reducing energy costs. The visual teaser confirms that AMD is advancing its roadmap toward widespread 2nm adoption in the server segment.

Source: TweakTown

AMD NVIDIA

Related stories