NINTENDO SWITCH 2 RuneScape Dragonwilds Console Launch Targets 18 Million Past Players NVIDIA NVIDIA Hotfix Driver 610.82 Fixes Halo and Path of Exile 2 Crashes AMD AMD EPYC Venice Die Shot Revealed: 256-Core 2nm Chip Targets 70% Gain FSR DragonSword: Awakening Runs Stable 30 FPS on Steam Deck STEAM Steam Deck Plugin Shows Apple Watch Heart Rate On-Screen GAMES Pokemon Diamond Pearl Documentary Reveals 100+ Scrapped Designs GAMES Universal Orlando Adds Fortnite-Inspired Scare Zone for Halloween GAMES Sonic Team Vows to Honor Franchise Legacy Amid Competitive Gaming Market PLAYSTATION 5 PUBG Update 1.020 Adds 120 FPS Mode and Solo Deathmatch to Consoles GAMES Dead or Alive 6: Last Round Update 1.004 Adds Costumes, Delays Combat Fixes PLAYSTATION 5 Sony Releases PS5 Firmware 26.05-13.60.00 to Fix Screen Usability AMD Framework Desktop Gets Ryzen AI Max+ Pro 495 and 192 GB RAM ANDROID Pixel Watch 5 Specs Leak: Outdated Snapdragon W5 Gen 2 Chip ANDROID Poco X8 Certification Reveals 9,000mAh Battery and OLED Display

AMD EPYC Venice Die Shot Revealed: 256-Core 2nm Chip Targets 70% Gain

Lena Fischer 0 comments 2 min read

AMD EPYC Venice die shot spotted on Moscone Center banners. The 256- core 2nm processor promises 70% performance gains over EPYC Turin.

AMD EPYC Venice Die Shot Revealed: 256-Core 2nm Chip Targets 70% Gain
PC HARDWARE

Banners at the Moscone Center have revealed a die shot of 's upcoming EPYC Venice processor, signaling that the company is preparing to launch its next-generation server chips. This visual confirmation matters because it establishes the architectural direction for data centers looking to replace aging infrastructure with more efficient hardware. Buyers monitoring server upgrades will find this relevant as Venice promises significant gains over current offerings.

Die shot of AMD EPYC Venice processor on Moscone Center banner
The EPYC Venice die shot displayed at the Moscone Center.

Die shot confirms 256-core Zen 6c architecture and 2nm manufacturing

The Venice chip utilizes a dense Zen 6c configuration built on TSMC's 2nm process node. This manufacturing transition replaces older FinFET transistors with Nanosheet technology to improve density and efficiency. The flagship configuration arranges eight compute dies around two large input/output dies at the center of the package. This layout supports a total of 256 cores and 512 threads for high-throughput workloads.

Specifications

  • Core Count: 256 cores
  • Thread Count: 512 threads
  • Architecture: 8 Compute Dies (CCD) surrounding 2 I/O dies; Zen 6c
  • Process Node: TSMC 2nm
  • Transistor Tech: Nanosheet

AMD claims that Venice delivers more than 70 percent performance and efficiency improvement compared to the current EPYC Turin generation. Early benchmarks presented by the vendor show the new chip is over three times faster than 's Vera CPU. The company also states that the 2nm process provides 10 to 15 percent higher performance at the same power level. This efficiency gain allows for 25 to 30 percent lower power consumption when matching the performance of previous nodes.

We've been tracking EPYC Venice closely — see our earlier coverage on AMD EPYC Venice Processor Delivers 3.3X. The processor is positioned to compete directly in the high-performance computing market against rival server solutions. Data centers can expect these chips to offer a substantial step up in raw compute power while reducing energy costs. The visual teaser confirms that AMD is advancing its roadmap toward widespread 2nm adoption in the server segment.

Source: TweakTown

Discussion

0 comments

Leave a comment